A key issue for the design and reliability of micro devices is process related, residual stresses in the thin films from which they are composed, especially for sol-gel deposited Pb(Zr x ,Ti 1- 
ceramics in thin film form have already been incorporated into various MEMS devices for sensing or actuating purposes, in particular those demanding exceptionally high linearity in response and/or high actuation forces. However, the high levels of thin film stress incorporated in these structures are a serious problem, as they increase both the likelihood of early device failure and the risk of unwanted deformation of the device after release. The only approach to combating these effects available so far, has been stress balancing in which the individual layer stresses and thicknesses are adjusted, so that the null bending moment condition for the equilibrium of the released structure gives zero deformation 1 . This has been practically realized in a number of ways, at either device or wafer level, such as Ar bombardment of the completed device 2 or inclusion of stress compensating layers 3 , where the respective adjustments are made by varying ion dose or film thickness-with all such techniques the overall level of thin film stress of course is little changed. In an investigation into the stress in our microstructures using the wafer curvature technique it has been found, in common with other workers 2, 4, 5 , that the stress is largely the result of the thermal mismatch between the Si substrate and the various device layers and so cannot be reduced by conventional means but it is also predominantly localized to the layers beneath the PZT. This has led to the proposal of a technique for the elimination of this stress by the removal of the high stressed under layers following the PZT deposition step.
Good quality PZT thin films of uniform thickness can be prepared at relatively low 
Where E s , ν s are the elastic modulus and the Poisson's ratio of the substrate, t s and t f are the substrate and film thickness respectively and R 0 and R are the substrate radii of curvature without (R 0 ) and with (R) the particular layer present, as measured using a DEKTAK surface profiler.
As PZT crystallization is a high temperature process (530
Ti/Pt residual stress have been reported 4, [8] [9] [10] [11] due to interactions between the adjacent films and/or annealing out of the as-deposited stress. Process induced changes were investigated by comparing the stresses in the layers as measured during the building of the PZT stack with those measured for the same layers during their sequential removal. A series of wet etches were used for the stripping process.
In the table of results presented in Table I it can be seen that, as deposited, the Au has a high compressive stress which is very close to the value measured on etch back. This would be expected since the wafer did not undergo any high temperature processing between the two steps. In contrast, it appears that the stress in both the PZT and Pt have changed significantly during processing. However, looking more closely at the PZT stress data a high value close to that shown in column 1 was only measured for the first layer of PZT, all subsequent layers had values similar to that in the second column. It is clear, therefore, that only the residual stress in the Ti/Pt bottom electrode had changed during PZT crystallization.
This change, from compressive to tensile, is mainly attributed to the annealing out of the original compressive stress and the subsequent introduction of a purely thermal stress due to the large thermal expansion coefficient mismatch between Pt and the Si substrate. The thermal stress which arises in the Pt film during PZT crystallization, ignoring other interactions and assuming bulk values for the film properties, is given by 4 :
Where E f =170 GPa and ν f =0.39 are the elastic modulus and Poisson's ratio of bulk Pt and There are other changes that take place during processing, such as Ti diffusion into the Pt as well as formation of TiO 2 12-14 which since the Ti layer is extremely thin have been assumed to have little effect on the calculated stress. Other values to be noted in Table I are the low tensile stress in the PZT and the relatively high compressive stress in the SiO 2 .
The identification of a largely fixed stress in the PZT stack localized in the Pt and (to a lesser extent) SiO 2 layers below the PZT, has led to the proposal of a technique, for the elimination of this stress by the complete removal of the under layers. The idea is to attach the wafer by its top face to a second wafer and to remove the initial substrate and the highly stressed films using dry etching techniques. At this point processing of the device structure can be resumed using low stress bottom electrode and structural layers.
The feasibility of this technique was investigated using 4" wafers containing the same Au/PZT/Pt/SiO 2 layer structure as described earlier. The main steps in the process are illustrated in Figure 1 . The attachment of the two wafers was carried out using a recently developed transfer bonding technique 15 the key features of which are: the relatively low bonding temperature, the ability to bond any kind of wafer material, the high tolerance to 3D surface topographies and the wide range of polymers that can be used for the adhesive layer, including benzocyclobutene (BCB) 16 and photoresists such as SU8 and the mr-I 9000 nanoimprint series resist from Microresist Technology GmBH 17 used in the current work. The adhesive was spun onto the wafer (Figure 1(b) ) and also onto a second wafer Figure 1 (c) with spin speed adjusted to give a nominal thickness of 2.5 m. Then, using a Karl Suss SB6 substrate bonding tool, the wafers were bonded together (Figure 1(d) ) at a chuck pressure of 4 bar and a curing temperature of 200C for 50 minutes 17 . The SiO 2 and Pt films were then removed using plasma etching to expose the back surface of the PZT: Figure 2 shows the Pt surface, exposed after the removal of the SiO 2 layer
and Figure 3 the PZT surface after Pt etch. The effects on the stress in the remaining layers caused by the removal of the silicon substrate were measured by the wafer curvature technique and the results are presented in the last column of Table I . Once the Pt is released from the substrate the Pt layer is under a low compressive stress while the PZT is again under tensile stress, though less than in the initial stack. This can be explained by assuming that removal of the Si eliminates the force constraining the Pt, dictated by the difference in thermal expansion coefficients (Eq 2), so allowing the Pt film to relax. As expected the stress in the Au top electrode is unaltered.
In order to demonstrate the effectiveness of the Pt layer removal technique in lowering stress and hence distortion in piezoelectric microstructures a comparison has been made of the tip deflections to be expected from two micromachined cantilevers, one 
